

**APPLICATION
FOR
UNITED STATES LETTERS PATENT**

Applicant

J. R. Sweterlitsch

For

**"Stacked Packages for Integrated
Circuits"**

Docket

END920020068US1

**INTERNATIONAL BUSINESS
MACHINES CORPORATION
ARMONK, NEW YORK 10504**

I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING DEPOSITED WITH THE
UNITED STATES POSTAL SERVICE AS EXPRESS MAIL IN AN ENVELOPE ADDRESSED
TO: U.S. PATENT AND TRADEMARK OFFICE, WASHINGTON, D.C. 20231. THE
APPLICANT AND/OR ATTORNEY REQUESTS THE DATE OF DEPOSIT AS THE FILING
DATE.

Express Mail No: EL598670955US

Date of Deposit: 9/11/02

Name of Person Making Deposit: Christine E. Lang

Signature: *Christine E. Lang*

Stacked Package for Integrated Circuits

TECHNICAL FIELD

The field of the invention is that of packaging integrated circuits.

BACKGROUND OF THE INVENTION

In the field of packaging integrated circuits, there is a constant drive to make the packaging more compact, so that more chips per unit of area can be fitted within a given volume.

Various schemes to stack chips vertically have been proposed, but that suffer from various drawbacks. In the particular case of ball grid array contacts, which are preferred in many applications because of superior electrical performance, the vertical height of the chips is an issue, since excessive vertical height must be compensated for by large-diameter balls or by expensive alternatives such as putting down spacer layers to build up the height.

Using a cavity in a printed circuit board has the drawback that the cost of forming a cavity can be excessive in a cost-conscious field such as packaging. Special-configuration boards that are manufactured in limited numbers also suffer from an associated high inventory cost.

1 Passing signals between vertically separated chips also presents a challenge
2 to achieve reliably and economically.

3 SUMMARY OF THE INVENTION

4 The invention relates to an integrated circuit package having two parallel
5 printed circuit boards joined together by electrical connections, the upper
6 board having an integrated circuit attached by flip-chip technology on its
7 upper surface and the lower board having an aperture extending through it
8 (cavity) for holding an integrated circuit that is located beneath the upper
9 integrated circuit.

10 A feature of the invention is the lower integrated circuit being bonded to the
11 bottom of the upper board below the upper integrated circuit and electrically
12 connected to wiring on the lower surface of the lower board by wire bond
13 connections.

14 Another feature of the invention is the attachment of the two boards by ball
15 grid connectors that also carry electrical signals.

16 Another feature of the invention is the attachment of the lower surface of
17 the lower board to a support by contacts having a vertical dimension
18 sufficient to provide clearance for the projection of the lower integrated
19 circuit past the lower surface of the lower board.

1 BRIEF DESCRIPTION OF THE DRAWINGS

2 Figure 1 illustrates in cross section an embodiment of the invention.

3 DETAILED DESCRIPTION

4 Referring now to Figure 1, there is shown in cross section an embodiment of
5 the invention in which an integrated circuit package, denoted generally by
6 numeral 200, houses two integrated circuits (ICs) 310 and 320. The whole
7 package 200 is connected to the outside world through ball grid array 110,
8 contacting contact pads 102 on substrate 100.

9 The integrated circuits 310 and 320 are supported and connected by printed
10 circuit boards (pcbs) 210 and 230. Each of boards 210 and 230 may have
11 internal horizontal and vertical connections that are omitted from the
12 drawing for clarity. the conductive bonding members 215, Illustratively
13 "C4" solder balls connecting counterpart pads on both surfaces, between the
14 boards carry signals and power and also provide mechanical attachment.
15 There will be various signal paths from the upper integrated circuit 310
16 through interconnects on board 230 through contacts 215 and then through
17 additional interconnects on board 210 to lower integrated circuit 320.
18 Board 210 is a cavity wire-bond type, having a cavity at the center of the
19 Figure to hold integrated circuit 320. Board 230 is a flip-chip type having a
20 contact array 315 for contacting integrated circuit 310. Illustratively,
21 integrated circuit 310 has flip-chip connections suited for making a large

1 number of input and output (I/O) connections and integrated circuit 320 has
2 a smaller number of connections suited for wire-bond applications.

3 The arrangement illustrated provides for a short signal path between the two
4 chips, with connections being made through vias and internal wiring layers
5 in board 230, some of which pass through contacts 215, to lower board 210
6 and then to integrated circuit 320, passing through wire bonds 325.

7 IC 320 is bonded on the side that is not electrically active (i.e. does not have
8 any electrical contacts) to the lower side of board 230 by thermally
9 conductive glue or solder. No vias carry signals or power through board
10 230 in this integrated circuit region of board 230 integrated circuit 320.
11 There will, of course, be vias and other interconnections connecting up with
12 contacts 315 to IC 310.

13 The integrated circuits are enclosed by a combination of methods. On the
14 upper side, a conventional lid 250 is bonded to rim 240 that, in turn is
15 bonded to upper board 230. On the lower side, integrated circuit 320 is
16 encapsulated by epoxy 327, which occupies a small amount of space that
17 does not interface with contacts 110. Since the lower integrated circuit 320
18 is encapsulated, potential paths for moisture or other contaminants through
19 the contact array 215 are not of concern.

20 In addition to the benefits of a short signal path between the two integrated
21 circuits, the arrangement illustrated has the benefit that it is inherently
22 modular. The boards 210 and 230 will be fabricated separately and it will
23 be easy to substitute different board - integrated circuit combinations 210

1 and 320 to suit different purposes of using integrated circuit 310. There will
2 be a pattern of contacts on the lower surface of board 230. A matching
3 pattern will be formed on board 210, to be connected both mechanically
4 and electrically by C4 (or equivalent) connections 215. If desired, dielectric
5 fill 217 can be placed around contact members 215, as fill 317 is placed
6 around contacts 315 on the upper board. Board 210 may be one of a set of
7 boards 210', etc. that have different interconnects adapted to several
8 different lower integrated circuits 320.

9 As but one example, integrated circuit 310 could be a special purpose
10 integrated circuit to accomplish some purpose, such as manipulating graphic
11 images and integrated circuit 320 could be an adapter integrated circuit to
12 adapt the general purpose integrated circuit 310 to different game players
13 for playing computer games. In that case, different integrated circuits 320
14 would be made up to conform to the requirements of different
15 manufacturers. The boards 210 to go with the different integrated circuits
16 320 could differ in connections and/or cavity size to allow for different
17 physical integrated circuits accomplishing such an interface purpose. Those
18 skilled in the art will readily be able to devise many other combinations of
19 flexible integrated circuit systems adapting one chip to different
20 requirements.

21 Another benefit of the inventive arrangement is that the upper integrated
22 circuit/board combination can be tested independently of the lower
23 integrated circuit/board combination. Since the joining process between the
24 two boards uses interface contacts that are large compared to the dimensions

1 of wires and contacts within integrated circuits, the alignment between the
2 two boards is not sensitive.

3 Yet another advantage of the inventive arrangement is that the cavity in
4 board 210, plus the thickness allowed for contact array 315 provides for
5 only a small projection of integrated circuit 320 below the lower surface of
6 lower board 210. The integrated circuit projects an offset distance (its
7 thickness plus the thickness of the bonding material) below the lower
8 surface of board 230. The difference between the lower surface of board
9 210 and of integrated circuit 320 is referred to as the offset difference.
10 That, in turn, means that ball grid contacts 110 can be smaller, saving on
11 clearance space in the vertical dimension and in the amount of material
12 (especially significant if lead-containing solder is used).

13 While the invention has been described in terms of a single preferred
14 embodiment, those skilled in the art will recognize that the invention can be
15 practiced in various versions within the spirit and scope of the following
16 claims.